Semiconductor nanowires are attractive nano-building blocks for microelectronics. However, the requirements for their manufacturing and application in the microelectronics industry are very demanding. Beyond compatibility with Si technology, full control on the characteristics of the grown wires (diameter, location, crystallinity, etc..), homogeneity on wafer -scale and reproducibility are essential. In this study we review critically important challenges for a controlled process of In -mediated growth of Si nanowires. First, we stress the importance of surface type for both particle catalysts and growth substrates. Both selection and preparation of such surfaces have large impact on growth, as they influence the initiation and the driving forces for the VLS growth mechanism. Moreover, wire characteristics such as morphology, crystalline quality and growth orientation appear more difficult to control when growing from particles with sizes below 40-50nm. This limitation arises as a result of both fundamental mechanisms and more specific constrains linked to the In-Si system. A few perspectives are given for the achievement of a controlled Si nanowire growth in a Sitechnology compatible fashion.
INTRODUCTION
Semiconductor nanowires are being considered for microelectronics applications as channel material for vertical devices. The implementation of nanowires building blocks in CMOS technologies would enable the exploration of new architectures on Si [1] and device concepts [2] . We have demonstrated previously that a high yield growth of Si nanowires in a Si -technology compatible fashion can be achieved with the use of In catalyst particles combined to a plasmaenhanced chemical-vapor-deposition (PE CVD) process [3, 4] . However, beyond compatibility with Si technology, full control on the characteristics of the grown wires (diameter, location, crystallinity, etc..), homogeneity on wafer -scale and reproducibility are additional and essential requirements for manufacturability of nanowirebased CMOS devices. Also, capability for growing onto foreign substrates needs to be achieved in order to benefit from the possibility of forming devices further away from the Si substrate, i.e. at the interconnects level or at another hierarchy level of the microcircuit. We will indicate that this is overall a rather challenging framework for an unconstrained vapor-liquid-solid (VLS) growth approach. When scaling down the wire diameter towards a few tens of nm and when using substrates different from Si limitations appear either of fundamental nature or specific to the In-Si system. In this study we will indicate some of those constrains and their causes, and will specify a few perspectives on possible approaches for a controlled and reproducible Si nanowire growth for microelectronics.
EXPERIMENTAL DETAILS
Indium nanoparticles with a size distribution centered around 120nm were electrodeposited from an aqueous solution on clean (001)Si, (111)Si or NiSi surfaces. Such samples were used for growing Si nanowires in a cold -wall PE CVD system (PlasmaLab100 by Oxford Instruments). The top electrode of the system is provided with a shower head coupled to a radio-frequency power generator at 13.56 MHz. The Si substrates are placed on the bottom electrode, which is grounded and placed at 20mm spacing from the top electrode [5] . The particles were exposed to different types of treatments in-situ prior to the growth process for removing the indium oxide shell around the catalyst particles. Either purely thermal or plasma treatments with different power conditions were investigated in Ar and H 2 ambients at 600°C for 10 minutes. The growth process was carried out for 10 minutes at the same temperature using SiH 4 as Si source gas, mixed with Ar and H 2 . For the purpose of this study, the silane partial pressure was varied in a large range (0.1 -2Torr), either using purely thermal growth conditions or plasma enhancement. The indium particles and the nanowires were analyzed by means of Scanning Electron Microscopy (SEM) and Transmission Electron Microscopy (TEM). Rutherford Backscattering Spectroscopy (RBS) was also used to monitor and quantify possible indium loss upon pre-growth treatments.
RESULTS AND DISCUSSION
In 2 O 3 has an extremely high melting temperature (about 1900°C, as compared to 157°C of metallic indium), therefore the thin oxide shell formed on the particles upon storage needs to be removed for initiating VLS growth. The application of a plasma pre-treatment prior to the growth process is hence a necessary step to obtain nanowire growth with high yield. Nevertheless, such treatment must be selected carefully, as it influences at the same time several crucial characteristics of the catalyst particles such as their size distribution, density, as well as the particle shape. Figure 1 shows top-down SEM views and their corresponding cross-sectional views of indium particles as-deposited (A), and after 10 minutes exposure to H 2 plasma at 100W (B) and Ar plasma at 100W (C). The micrographs show that the size distribution of the particles is clearly changing after plasma treatments, and in the case of the Ar (C), the particles appear on average smaller with irregular shape, probably induced by the harsh bombardment from the high momentum of the ions impinging on the substrate. Note that the contact angle of the indium particles with the Si substrate after H 2 plasma exposure is about 120° (at room temperature). The contact angle of the particle with the substrate is an important parameter as it determines the driving forces in the initial stadium of growth. High contact angle, i.e. poor wetting, is necessary to initiate stable 1-dimensional growth as opposed to hillock formation [6] . Figure 2A shows how the particle size distribution changes according to the type of H 2 pre-treatment: in all the cases the peak of the distribution is shifted towards smaller diameters as compared to the "as deposited" curve. The shift trend follows the amount of total energy supplied in the chamber, as it is the smallest for purely thermal treatment and the largest for the highest RF power condition of 200W. Figure 2B shows the effect of different types of pre-treatments on the total amount of indium left prior to the growth process, as measured with RBS. It is clear that all treatments lead to loss of indium, mostly through evaporation, and this effect appears most pronounced when using H 2 -based treatments or Ar with high power (100W). Note that the H 2 -based treatments, which are also the most effective in removing In 2 O 3 , lead to a total loss of about one half of the initial amount of In. 
B A
The H 2 plasma pre-treatment at 200W RF power was selected for subsequent growth experiments on Si, as it yields the preferred trade-off between efficiency of VLS initiation [4] on the one hand, and particle size distribution on the other hand. Next, Figure 3 shows the importance of a carefully selected supply rate of dissociated Si species in order to obtain good quality nanowire growth from in-situ pre-treated indium particles. In -mediated VLS growth can only be initiated when using plasma -enhancement, as indium is not an efficient catalyst for dissociating the SiH 4 molecule. Hence, as shown in Figure 3A , even at SiH 4 partial pressures of 2Torr, no nanowire growth is initiated without PE [4] . When PE is introduced in the growth process (with minimum possible power setting leading to stable process conditions), nanowire growth with good yield is initiated already at much lower partial pressure of the source gas (0.1Torr, Figure 3B ). However, we observe that higher RF power settings, combined to even a minor increase in SiH 4 partial pressure can lead to the predominance of disordered 2-dimensional growth onto 1-dimensional growth of nanowires (Figure 3C) , so an appropriate tuning of the supply rate of Si species is critical. Fig.3 Extreme cases of supply rates of dissociated Si species upon wire growth: pure thermal growth yields no growth (A), the use of low RF power and a silane partial pressure around 0.1Torr gives optimal wire growth conditions (B), whereas higher power and partial pressure settings lead eventually to 2D growth (C).
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A B C
Wires grown from different catalyst particle sizes with the optimal Si supply rate as for Figure  3B were systematically analyzed with TEM. The analysis indicated that the larger diameter wires possess all a mono-crystalline Si structure, with limited tapering (less than 25% over more than 3μm length) and grow along the <111> direction, as shown by the example in Figure 4 . The slightly tapered base of such wires is fully crystalline, typically with a few nm amorphous coating on the sidewalls, uniform all along the wire length.
On the other hand, the wires grown from indium particles with sizes below roughly 40nm have a very different morphology. This is shown in Figure 5 , where low resolution TEM micrographs show wires grown from a 25nm (A) and a 10nm (B) particle, respectively. All the wires are grown in the same experiment and are between 2.5 and 3μm long. However, for catalysts sizes below 50-40nm, the smaller the particle, the stronger the wire tapering appears, such that for the wire grown from the smallest particle ( Figure 5B ) it reaches about 400%. An analysis of the base of the wires with high resolution TEM shows that those wires are composed of a crystalline core, with a diameter similar to that of the indium particle on the tip of the wire, surrounded by amorphous Si material which is responsible for the strong tapering. In another work [7] we indicate how this behavior is caused by the limitation in the amount of Si impinging directly onto the wire sidewalls that can be dissolved in the catalyst and precipitate in crystalline form. This effect is most pronounced for μm long wires and catalyst sizes approaching 20nm and below. 
B A
Although tapering by itself may not be a major showstopper (for microelectronics applications aspect ratios above 2-4 are not needed), the Si solubility in the catalyst remains a limitation for the control of growth for small diameter wires. An estimation of the amount of Si dissolved in a eutectic In-Si alloy particle of 20nm diameter, using a eutectic composition of 0.004 at% Si [8] and a liquid molar volume for In of 1.62*10 22 atoms/cm 3 [9] , yields roughly 4 Si atoms. This gives very small margins for the keeping a constant balance between Si supply to the particle and precipitation rate. Indeed most of the small diameter wires show poor crystalline quality, probably as a result of discontinuous precipitation. Moreover, it is found that the preferential growth orientation of the few monocrystalline wires with small diameter is no longer <111> [4] , confirming similar trends as for Au-mediated growth [10] . This means that the orientation of such small diameter wires in a general way cannot be controlled by just growing them onto (111)Si surfaces. The approach of a constrained growth into a predefined template is therefore preferred for a reliable control of the wire orientation [11] , critical for device fabrication. This is also a preferred approach in case the wires need to be grown onto a different surface from Si, i.e. onto a metal surface. However, in the latter case additional factors need to be taken into account. For example, when In catalyst particles are deposited onto NiSi layers, they show much better wetting (contact angle around 40°, Figure 6A ) than onto Si ( Figure 1A) . This is not a thermodynamically favourable condition for initiating nanowire growth [6] , and as such, for the best growth conditions on Si only sparse growth could be obtained onto NiSi, as shown in Figure  6B . 
A B CONCLUSIONS
The achievement of a controlled Si nanowire growth for microelectronics applications is an extremely challenging task. The growth process must be carried out in a Si -technology compatible fashion and should guarantee high yield and reproducibility on a full wafer scale, and possibly onto metal layers if 3D architectures are being considered. We show that although high yield mono-crystalline Si wire growth can be obtained with the use of In -mediated growth with PE CVD processes. An in-situ pre-treatment is necessary to initiate VLS growth, and it should be kept into account that such treatment influences strongly also particle size distribution, the position of the particles and the total amount of catalyst left for the growth. Also, control of the wire characteristics becomes problematic when the catalyst size is below 40-50nm. Whereas the larger wires are found mono-crystalline, growing along the <111> direction, in the case of small diameter wires we observe poor crystalline quality and pronounced tapering. Additionally, when it was possible to determine a growth orientation, this was found to be different from the <111>. The latter phenomena, which is of general validity and hampers control on the wire orientation with respect to the substrate, could be solved by adopting a constrained VLS growth strategy in a predefined template. This approach could also relieve the difficulty of controlling growth orientation onto metallic starting surfaces. On the other hand, the poor crystalline quality of the small diameter wires is more specifically linked to the In-Si system, i.e. to the marginal solubility of Si into the In-Si eutectic (0.004 at%). A way to improve this would be to use a catalyst material with a somewhat higher eutectic Si solubility. Also, the catalyst should be tailored depending on the chosen growth surface, as we show for example that In is not a preferred catalyst for growth onto NiSi because of its wetting of the growth surface.
